Subject: Re: Hardware Description for Scheme processing Unit?
From: rpw3@rigden.engr.sgi.com (Rob Warnock)
Date: 14 May 2001 08:46:30 GMT
Newsgroups: comp.lang.scheme
Message-ID: <9do616$84gco$1@fido.engr.sgi.com>
Hagen Sankowski <hsank@topmail.de> wrote:
+---------------
| Biep @ http://www.biep.org/ <reply-via@my-web-site.com> wrote:
| > Lambda, the ultimate opcode:
| > ftp://publications.ai.mit.edu/ai-publications/pdf/AIM-514.pdf
| 
| Thanks for your hint I unfortunaly know.
| Do you know any company or university which developed a working IC
| running Scheme? My search on Google produced to many hints I can't
| overview, because of the word scheme as diagramm.
+---------------

The classic text "Structure and Interpretation of Computer Programs"
<URL:http://sicp.arsdigita.org/> contains an extensive discussion of
register machines for Scheme, and was the basis for at least one Scheme
chip project at MIT. Start reading at <URL:http://sicp.arsdigita.org/
text/sicp/section/105/> and continue through the end.

Also see ref: [Batali 1982] "The Scheme-81 architecture---System
and chip." (The hardcopy version of the book has a picture of it.)


-Rob

-----
Rob Warnock, 31-2-510		rpw3@sgi.com
SGI Network Engineering		<URL:http://reality.sgi.com/rpw3/>
1600 Amphitheatre Pkwy.		Phone: 650-933-1673
Mountain View, CA  94043	PP-ASEL-IA